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ABSTRACT 
The design theory and fabrication procedure is presented 
f o r  an npn 100 ampere  silicon switching t rans is tor .  
t o r  has a saturation voltage l e s s  than 200 millivolts at 75  amperes .  
This device has  severa l  unique features.  The base  is produced by 
a "planarized" epitaxial layer .  
highly doped collector and therefore a relatively high inverse alpha. 
The meta l  contacts incorporate a 10  micron  electroplated s i lver  
l aye r  which allows long nar row emi t te r  f ingers .  
chips in  paral le l  was found to be sat isfactory and was used instead of 
one la rge  chip. 
This t r ans i s -  
This makes it possible to  have a 
A sys tem of multiple 
This improved the effective yield of the t rans is tor .  
! 
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1. THEORY AND DESIGN 
1 .1  Intr insic  Saturation Voltage 
Consider f i r s t  an  ideal t rans is tor  s t ruc ture  f r ee  of ohmic resis- 
tances. The effect of these resis tances  will be considered l a t e r .  
shows cur ren t  and voltage reference polarit ies appropriate to an  npn t ran-  
s i s tor ;  by reversing these,  the resul ts  of course apply to pnp devices. 
Figure 1 
F o r  the polarit ies shown in Fig.  1 the emi t te r  and collector cur ren ts ,  
for forward bias  on both junctions producing cur ren ts  much l a rge r  than r e -  
v e r s e  saturation cu r ren t s ,  can be writ ten in t e r m s  of the junction voltage 
by the well-known equations : * 
where V is the thermal  voltage kT/q N- 26 m V .  It can be shown under 
ve ry  general  conditions, including the s t ruc tu res  considered here ,  that 
e 
and 
N = a21'all  a = a  The normal  and inverse alphas a r e  a 1 2  21' 
a = a /a respectively.  
I 12  22 
F r o m  Eq. (1) and the preceding relations , the collector -emitter 
voltage V in terms of I and  I = T - T is f9un.l tg % e :  
ce c B -E -C 
I - I n [ l - I  /p I J - h a  C N B  
* A useful  reference for the theory relevant to this proposal is 
J. J. F b e r s  and J. L. Moll, "Large-Signal Behavior of Junction 
T r a n n i a t ~ r s ~ ,  Prcc. IRE 42, ! 3 5 !  (1954). - 
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where (3 is the normal  common-emitter cur ren t  gain. Since the a rgu-  
ments of the l a s t  two t e r m s  a r e  l e s s  than one (a < 1 and I /I  < pN in 
saturation),  these t e r m s  contribute positive values to V . 
N 
I C B  
ce 
Consider two cases ,  In both we shall  assume the minimum speci-  
f ied  p = 20 and the specified I / I  = 15. The f i r s t  case corresponds to 
double-diffused high frequency type t rans is tors  which have a very low 
inverse alpha, typically l e s s  than 0. 1. 
region is much higher resist ivity than the base,  leading to poor injection 
efficiency a t  the collector base junction. 
N C B  
This is because the collector 
Taking a = 0. 05 gives I 
V /V, = 2.72 t 1.39 t 2.99 = 6.36 
ce 
V = 0. 185 volts. 
ce 
This  is far f rom the design goal of 0. 1 volts, and allows insufficient 
marg in  for res is t ive voltage drops to meet  the required minimum of 
0 . 2  volts. 
I' In the second case ,  we consider a s t ructure  with a much higher a 
This  can be achieved by using a highly doped collector which injects effi- 
ciently into the base ,  and maximizing the rat io  of emi t te r  a r e a  to collector 
a r e a .  A value of a = 0. 5 i s  readily obtained. In this event I 
V /% = 2. 14 t 1.39 t 0.69 = 4.22 
ce - 
v = 0. 11 volts. 
ce 
This  shows the importance of a reverse  cur ren t  gain a s  close to unity a s  
possible.  Figure 2 shows a sketch of V v s  a f o r  the pa rame te r s  
a s s u m e d  in the paragraph preceding Eq. ( 3 ) .  It can be seen that a > 0 . 6  
is necessa ry  for V < 0. 1 volts. 
ce I 
I 
ce 
2 
1. 2 .  Effect of Bulk Resistances 
c 
The saturation voltage of a real t rans is tor  includes components 
produced by bulk res i s tances  in the s t ruc ture ,  principally those of the 
collector region and base layer .  
arise in a typical planar s t ructure ,  and Fig.  3B shows an approximate 
equivalent c i rcui t .  The diode D represents  that portion of the collector- 
base junction immediately under the base contact. 
the total saturation voltage is the l a rge r  of the following two voltages; 
Figure 3A shows how these res i s tances  
It can be shown that 
1 + I C / I B  
= V  S I R  M V t IBRB 
V~~~ ce B B 1 t P N  ce 
t ICRC (1 + I  / I  ) 
B C  - v  %AT ce o r  
(5) 
where V is the intr insic  saturation voltage of Eq. (2).  As discussed 
ce 
in par t  2. 1 .1  above, a very low collector res is t ivi ty  wi l l  be chosen in 
o rde r  to obtain an  a near  unity. Fortunately, this a l so  minimizes the 
I R drop, so that the base resistance drop I R dominates and Eq. (5) 
applies.  At a base cur ren t  of 5 amperes  and allowing I R < 0 .05  volts 
f o r  a total VSAT of the o rde r  of 0. 15 volts, requi res  
I 
c c  B B  
B B  
< 0.01 ohms 
RB 
With this low a base res i s tance ,  the VBE voltage in saturation w i l l  be 
well below the specified maximum. cf !. 4 volts. 
1.  3 Emit te r ,  Base and Collector Region Design 
Figure 4 summar izes  the cross-sect ional  s t ruc ture  of the proposed 
device.  
diffusion during subsequent operations fo rms  the collector region. 
A heavily doped Nt substrate doped with antimony to minimize 
On this 
3 
is grown epitaxially a p type base region, produced in two steps.  
f i r s t  portion, about 5 p. thick, has  a res is t ivi ty  of 1 ohm-cm. 
lector space -charge layer  spreads into this portion, providing a collector- 
base breakdown of 40 volts which is es t imated to be necessary  for a 
collector-emitter breakdown of 20 volts. 
The 
The col-  
If the base layer  were 1 ohm-cm throughout, i t s  sheet  res is tance 
A design value of 20 ohms per square w i l l  be would be undesirably high. 
chosen, based on current-crowding considerations and on achieving the 
very low overall  base resis tance demanded by Eq. (7) .  
of the base region, heavily doped (0.01 ohm-cm) and about 5 p thick, pro- 
vide low sheet res is tance.  
pat tern is produced by standard oxide masking techniques. 
A second portion 
A planar diffused emit ter  in an  interdigitated 
1 . 4  Device Geometrv 
1 .4 .  1 Proposed Geometry 
The size and configuration of the device i s  determined f rom con- 
siderations of thermal  res is tance,  maximum current  density and current  
crowding. 
la t ion effects in the 1 ohm-cm portion of the base,  and is estimated to be 
about 500 amps /cm . Thus the emit ter  a r e a  must be A =75/500=0.15cm . 
With this cur ren t  density and a base sheet res is tance of 20  ohms per square,  
calculations and previous experience show that emit ter  f ingers  wider than 
150 p. (6 m i l s )  w i l l  not emit  uniformly because of the t ransverse  biasing 
effect  in the base.  
0. 15/0.  015 = 10 cm. 
between emi t te r  f ingers for the base contacts (see Fig. 4). 
mately square a r r a y  then consists of 25 emi t te r  s t r ipes ,  each 0 . 4  cm 
long (see  Fig.  5) .  
0 . 4  x 0 . 5 6  c m  N- 0 . 2 2  c m  = A . 
The maximum current  density depends upon conductivity modu- 
2 2 
e 
Thus the total length of emit ter  f ingers  has  to be 
It i s  reasonable to allow a spacing of 75 p ( 3  mil s )  
An approxi- 
This leads to a collector base junction of about 
2 1 
C 
4 
1 . 4 . 2  Final Geometry 
F o r  the first evaluation of the s t ruc ture  a mask  set with a 
sma l l e r  a r e a  device was made. 
sma l l e r  a r e a  unit, the device could be m o r e  quickly evaluated. When 
the smal l  units were complete we placed severa l  units in parallel  con- 
figuration and found that they performed quite well. With these resu l t s  
it was decided to use  parallel  chips in the final device, ra ther  than one 
l a rge  chip. 
Because of the be t te r  yield of the 
Since there  can be problems associated with m e s a  type functions, 
we evaluated a planarizing technique (see F ig ,  6) .  
to be  successful and was used for a l l  samples  produced. 
base-collector junctions we were not able to have the low resis t ivi ty  
portion of the epitaxial base  since this would lower the voltage of the base  
collector junction. 
l aye r  a p+ diffusion will be made under the base  contacts. 
can also be  modified to serve a s  a channel stopper.  
the geometry and c ross  section of the two designs used. 
This method proved 
With planarized 
To replace this heavily doped portion of the epitaxial 
This p+ region 
See Figs .  7 and 8 for  
1 . 5  The rma l  Resistance 
We now est imate  the thermal  res is tance of a chip of the above 
s i ze .  
If the  heat is generated over the emi t te r  a r e a  of A 
penetrate  through the equivalent of 500 p of silicon (this allows f o r  a molyb- 
denum mounting plate), the thermal res is tance i s :  
The specific thermal  resistance of silicon is about 1 cm - "C/wat t .  
2 
= 0. 15 cm and has to e 
= 0. 33" C/watt  500 RT = l x  
0.  15 
5 
Since the total can be 0. 5"C/watt ,  this allows for 0. 17OC/watt thermal  
res is tance in the copper mounting base itself. 
1 . 6  Contacts 
To distribute cur ren t  uniformly over the proposed relatively 
large a r e a  device, the metal  contacts must be thick enough that the maxi-  
mum voltage drop occurring over the device i s  l e s s  than 26 millivolts. 
Single sided comb contacts a r e  proposed, a s  in F ig .  5. Consider a single 
emi t t e r  finger which must  c a r r y  3 amperes .  The meta l  i s  100 p wide and 
0 . 4  c m  long, so there a r e  40 squares in s e r i e s  along the finger.  The r e -  
s is tance from end to end i s  thus 4 0  R , where R is the sheet res is tance 
of the metal .  
m m 
The voltage drop along the finger for  uniform cur ren t  is 
80 R < 26mV,  or  m 
R < 3 x ohms per square 
m 
This low resis tance cal ls  for a contact thickness of about 40 p (1. 5 mi l s )  
if s i lve r  is  used. Similar  considerations show that the bonding region 
connecting the fingers of the comb, if of the same thickness,  should be 
about 800 p ( 3 2  m i l s )  wide. As shown in F ig .  4, this bonding a r e a  l ies  
over the collector region on top of a thick oxide layer .  
F o r  the small  chips used in the final geometry a s i lver  layer  
only 1 0  p thick i s  needed. 
s iderat ions as  mentioned previously. 
able t o  place the base  contact closer to the emi t te r .  
plating if the proposed thickness of 40 t . ~  were  used the base  contact would 
have had to be  80 to 90 p away from the emit ter  edge. 
added to the base resis tance.  
This i s  based on the same voltage drop con- 
With the thinner s i lver  we a r e  
Because of la te ra l  
This would have 
6 
1 . 7  Switching Times 
Consider f i r s t  the switching t imes  neglecting collector capaci-  
These may be estimated by standard formulas given in  the tance. 
reference quoted in subsection 2.1.1 above. Fo r  a l o p  base width, 
the forward cutoff frequency w is 2D/w N 10 r a d / s e c .  Because 
of the impurity distribution in  the base much more  c a r r i e r  s torage 
wi l l  occur in the r eve r se  direction 
6 
may only be 10 r a d / s e c .  Using these quantities, and a 0.95, 
a = 0. 5 resu l t s  in the following est imates:  
2 8 
N 
I so the inverse cutoff frequency w 
N 
I 
-0. 2 p e c  
r i s e  t 
tstorage + 0 .3  psec 
These es t imates  assume a collector cur ren t  of 7 5  amperes ,  a turn-on 
base cur ren t  of 5 amperes ,  and a turn-off base current  of 5 amperes .  
Since turn-off is specified f rom a r eve r se  voltage source, the storage 
and fall t imes may be shor te r  than est imated above. 
Consider now the influence of collector capacitance. An est imate  
of a n  upper l imit  on r i s e  time due to capacitance alone is made a s  follows. 
A base cur ren t  of 
no m o r e  than 3 . 7 5  amperes  is  required to produce 7 5  amperes  in the col- 
l ec to r .  
d r ive  is available to charge the collector capacity. It can thus be charged 
a t  a r a t e  of I / C  
voltage by 20 volts requi res  20/520 N 0. 04 psec.  
of the r i s e  time given in Eq. (10) so it  i s  concluded the capacitance wi l l  
not significantly affect the total r i s e  t ime. 'lhe t imes of Eq. i i O j  a r e  much 
'FL- LuAAcLcLvI  - - l l - -+*- .  nqm-,.:+.7 L u y u L ~ . * y C is calcdated to be 2500 p F -  
C 
The remaining cur ren t  of about 1. 3 amperes  of the total 5 amperes  
= 520 vol t s  per microsecond. To change the collector 
This is only one-fifth 
C 
- _  
l e s s  than the specified maximum values (15 psec  total, including delay 
t ime;  delay t ime is ha rde r  to estimate, but based  on typical emit ter  
capacities of 10 
5 2 
p F / c m  it should b e  well under 0. 1 p sec  start ing from 
= -1. 5 volts). 
vbe 
2. FABRIC ATION 
2 . 1  Introduction 
The switching t rans is tor  developed a s  a resu l t  of this contract  
The emit ter  i s  divided into many nar row fingers is an npn s t ructure .  
in o rde r  to give maximum emit ter  base  per iphery per  unit of silicon 
area, 
c m  1 collector is used and a lowly doped (4  x 10 
fications which a r e  the goal of this prototype device a r e  shown in Table I. 
18 
To have a high inverse alpha a heavily doped (9  x 10 impuri t ies /  
3 15 ) base  layer .  The speci-  
The base  layer  is formed by growing a 7. 0 - 8. 0 p, 2 .  5 hb-cm 
boron doped epitaxial layer .  
subs t ra te  0. 008 0 - c m  and 200 p thick. 
This layer  i s  grown on an antimony doped 
F o r  the diffusions two ( 2 )  different s e t s  of masks  were t r ied.  
Mask set  180 has  
Each emi t te r  
This was done s o  
Both se t s  produced a device about 3 mm K 3 mm. 
t e n  (10) emi t te r  f ingers  1 5 0  p by 1900 p ( see  Fig.  7) .  
f inger  has  its own separate  base collector junction. 
tha t  the yield of usable fingers would be higher.  
f ingers  fo r  this mask  set ,  180, va r i e s  f r o m  6 0  to  8 0 s .  
set, 194, has  24 emi t te r  fingers 75 p by 1700 p ( see  Fig.  8).  These 
f ingers  sha re  a common base  collector junction. With mask  se t  194, 
the  yield of good chips va r i e s  f rom 10 to  50%. The 24 finger devices 
are not able to operate  at as  high a cu r ren t  density per unit length of 
e m i t t e r  base  per iphery as the 10 finger m a s k  and still meet  the sa tura-  
t ion voltage specification. 
The yield of good 
The other mask  
The limiting factor  may  be the spreading 
8 
Table I 
ENGINEERING NOTE NO. 342-51 
HIGH POWER, LOW SATURATION VOLTAGE 
SILICON SWITCHING TRANSISTOR 
Absolute Maximum Ratings: 
Collector to  Emi t te r  Voltage (BV 1 2 0  V/min 
Emi t te r  to Base Voltage (BV 4 V/min 
Collector Current  (1 ) 100 A/min 
Base Current (I 15 A/min 
Collector Dissipation, T = 100" C(Pc)  150 W/min 
Thermal  Resistance,  Junction to  Case ( 6  ) 0 . 5  "C/W 
J 
CEO 
EBO 
C 
B 
C 
JC 
Junction Temperature  Range (T ) -65 to  t175"C 
Elec t r ica l  Character is t ics :  (1 00" C Case Tempera ture)  
T e s t  Conditions Min. Max Units ---Character is t ics  
20 v 
= *  4 V 
Breakdown Voltage (BV ) IC - J ,   .I.
CEO 
EBO IEB 
V ~ ~ =  '' 
IC 
VCE' 1 v  
P IC 
IB 
P IC 
IB 
IC 
IB 
v~ E 
Breakdown Vdltage (BV ) 
Collector C ~ t ~ f f  Current  (I VCE= 1 o v  * mA CEX) 
1 VEB= 4v * mA 
= 75A 2 0  
EBO Emit te r  Cutoff Current  (1 
DC Current  Gain (h ) FE 
= 75A 0 . 2  V 
= 5A ( see  Note 1 )  
= 75A 1 . 4  V 
= 5A 
Saturation Voltage (V CE(sat)  
Saturation Voltage (V B E( s at)
T cta? Switching Time 
= 75A 15 psec  (td t t  t t  t f )  r s f  
= 5A 
= 1. 5V on turn  off 
* Manufacturer ' s  standard specifying procedure acceptable. 
Notes: 1. A saturation voltage of 0. 1 V under the above conditions shall  
be  a design goal. 
Device is to be used in DC to  DC converter of paral le l  cnn3igu- 
ration. Duty cycle is 505and operating frequency may  be  up to  
approximately 5 KC. 
saturated o r  cutoff. 
2. 
Operating conditions a r e  e i ther  fully 
9 
res i s tance  in the collector which limits the cur ren t  density of the 
chip. 
The base  collector junction is planarized and reduced to  the active 
device s ize  by  an n type diffusion made with the device a r e a  covered with 
silicon dioxide. The emi t te rs  a r e  made by  s tandard diffusion techniques. 
Due to the long nar row emit ter  f ingers  a contact was needed with 
a v e r y  low voltage drop along the length of the emi t te r  finger. 
this  a completely new contacting method was developed. 
metal  contacts 1 0  EE, thick a s  compared to about 1 p for  the standard aluminum 
techniques and also has  the low ohmic contact to  the silicon of the aluminum 
method. The important aspects  of this procedure a r e  l isted below ( see  Fig.  9). 
To achieve 
This method gives 
1. Evaporation and alloy of aluminum onto only the contact 
a r eas ,  base  and emit ter .  
Evaporation of chromium and s i lver  Payers over the en t i re  
surface of the slice. 
Plating of s i lver  in  selected a r e a s  fo r  the thick contacts 
over the base  and emitter f ingers  and the bonding pads. 
KTFR i c  used to r e s t r i c t  the plating to the des i red  a rea .  
2.  
3 .  
4. Removal of the photo res i s t ,  thin chromium and thin 
s i lver  layers  between the thick plated contacts. 
This  contact has  proved t o  b e  sat isfactory and has b e e n  repeated 
many t imes .  
can easi ly  be made to  it. 
si l icon sys tem appears  t o  be thermally and chemically stable. 
It does not l i f t  o r  peel and thermo-compression gold bonds 
Also the chromium-silver-sil icon dioxide- 
We have shown experimentally that a sys tem of chips mounted i n  
We selected para l le l  will satisfactorily meet  the device specifications. 
this  method r a the r  than nne large chip because of yieid considerations. 
10 
Because of the complexity of the device it took some time to obtain 
the yield of diffused devices quoted previously. 
was achieved, it was found to  be reproducible ( see  Section 3) .  
However, once this  yield 
The package requirements fo r  this device a r e  unique and no s tandard 
type package has  been designed that we could use.  
a ve ry  low voltage drop in the emit ter  lead and a la rge  a r e a  for  mounting 
the chips, As f a r  as possible we have t r ied to  use  techniques in  the mounting 
with which we have some expcricnce. 
of the paral le l  chips, a subassembly was designed. 
the chips could be mounted, bonded and tes ted in a convenient manner.  
a subassembly is completed it i s  soldered to a 1 - 1 /4 inch stud type header.  
We need a package with 
To facilitate the handling and mounting 
Using this  subassembly 
When 
A detailed description of this process  and ent i re  procedure is given 
i n  the next section. 
Soecifications for  Substrate and Enitaxial Base  Laver  
Substrate 
Antimony doped * 005 to  , 0 0 8  hl-cm. 
1-2" off, 11 1 orientation, 7 ml and 1 /2mil thick. 
1 - 1 /4 inch diameter .  
Mechanically polished surface. 
Back surface ei ther  1zp.ped cr sawed fiiiish. 
Epitaxial Base  Layer  
e 2 - 4 p of silicon a r e  etched f r o m  the surface in the reactor  
with HC1. 
~ c : 7 : - - -  
U I I I L U I ~  is grown at the r a t e  of about 1 p /min  to a thickness 
of 7. 2 - 7.  8 p and a resist ivity of 2 .  0 to 3 .  0 Q- cm. 
11 
2 . 3  Diffusion Procedure  
The bas i c  processing steps for  producing the t rans is tor  die a r e  
presented in this  section. 
b e  so  complete as to allow someone without any semiconductor proces-  
sing to  per form the operations;  but is writ ten so that someone familiar 
with the techniques will know what i s  done. 
The outline of the schedule is not meant  t o  
To clean s l ice ,  t o i l  in H SO HNO (8 : 1 )  and water ;  
blow d r y  with nitrogen. 
Fir st oxidation: 
A s  soon a s  sl ice is cleaned, place in oxidation furnace a t  
1200" C f o r  1-1 / 2  hours. Ambient, oxygen 300 cc /min  
bubbled through 95" C water.  
Isolation mask:  
0 Common base  design, 194: 
2 4 '  3 
Apiezon wax W is sprayed through a metal  mask  to  
the pattern of the base  a rea .  Wax is annealed at  166°C. 
0 Separate base  for each emi t te r  f inger  design, 184. 
Kodak photo res i s t  is applied, exposed and developed 
so that the hardened photo r e s i s t  film i s  left over the 
a r e a s  which will be  the bases  for  each emit ter .  
(The processing of each design is the same f rom this 
point on, ) 
Oxide etch: 
with dilute solution of hydroflouric acid. 
Removal of r e s i s t  mater ia l :  
0 
0 Photo r e s i s t  is removed with a hot solution of 
oxide is removed f r o m  the unprotected a r e a s  
Apiezon wax W is removed with trichloroethylene. 
H 2 SO4 : H N 0 3  (8 : 1). 
Isolation -predepos it: phosphorus source mater ia l  deposited 
at 950" C f o r  1 hour. (P3N5 and POCl have both been used. ) 3 
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Post-predeposit  etch: the phosphorus g lass  is removed 
f r o m  the top of the masking oxide by a 4 minute etch in  the 
dilute hydrofluoric acid solution. 
Isolation diffusion: furnace tempera ture  1200" C f o r  1-1 /2 
hour. 
Photo resist for  p t  regions: Kodak photo r e s i s t  is applied, 
exposed and developed s o  that the a r e a  under the base  contact 
and a line completely surrounding each emi t te r  can be  etched 
f r e e  of oxide. 
A boron predeposit is made in these a reas .  
this predeposit is  to lower the contact res is tance under the 
base  contact and to  help stop channels formed on the surface 
of the p base  region. B H a t  1050°C for  15 minutes. 
Diffusion of ps layer  and oxidation of surface: 1200°C for  
3 0  minutes; 300 cc/min of oxygen bubbled through 95°C water.  
Emi t t e r  photo res i s t .  
Emi t t e r  predeposit. 
allow for  variation in  epitaxial l ayer  thickness. 
the emi t te r  predeposit is  var ied f r o m  2 0  to  60  minutes at  
1050°C using PQCl as a source.  
P o s t  emi t te r  oxidation: 1000" C for  15 minutes;  s team 
ambient. 
Kodak photo r e s i s t  is used to  remove the oxide f rom the base  
and emi t te r  contact areas .  
Probe  t e s t  or" units to  determine yield. 
junction quality a r e  made. 
Oxygen 300 cc/min bubbled through 95" C water .  
The purpose of 
2 6  
The depth of the emit ter  i s  var ied to  
Normally 
3 
DC measurements  of 
2 . 4  Metal Contacting Procedure 
The  contacts f o r  this device needed to  be  different f rom those nor-  
ma l ly  used fo r  t rans is tors .  
r e s i s t ance  to  the silicon and a low shee t  res is tance so  that long nar row 
The contact needed to have a low ohmic contact 
13 
emi t te r  f ingers could be used. 
is only 3 0  mV drop o r  l e s s  down the length of the emi t te r  f inger at the 
operating current.  This is achieved by  making an electroplated s i lver  
contact 10 thick. The following schedule gives the detailed s teps  fo r  
making this  contact. (See Fig.  9 ) .  
The contacts were  so designed that there  
S tar t  with s l ice  direct ly  af ter  base  and emi t te r  contacts 
have been opened. 
Ciean in soivents and dry.  
Dip s l ice  in  dilute H F  for  10 seconds and quench in 
DH water  
Rinse in running DP water for  10 minutes. 
Blow dry  with nitrogen. 
Evaporate 1000 A of Al. 
Immediately apply KPR. 
A i r  d ry  15 minutes. 
Dry  3 minutes on 94°C hot plate. 
Regis ter ,  expose and develop photo r e s i s t  so that it is 
polymerized on a reas  above contact a r eas .  
Etch off excess  aluminum in phosphoric acid etching 
solution (100 ml acetic acid, 100 ml ni t r ic  acid, 200  ml 
water ,  1600 ml H3P04). 
has  disappeared f r o m  unwanted a reas .  
Rinse in DI water  ~ 
Rinse in methanol. 
Store in TCE until ready for  alloy. 
Alloy, heat to  6 0 0 ° C  in  vacuum and hold for 2 minutes. 
Le t  cool t o  100°C or less and remove f r o m  vacuum. 
Slice may be stored at this  point while waiting fur ther  
processing. 
Etch in hot chromic acid until excess  A1 i s  removed. 
Pour  off chromic acid. 
Etch 3 0  seconds af ter  aluminum 
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Rinse in DI water .  
Blow d ry  with nitrogen. 
Dip in dilute HF for 10 seconds. 
Quench in DI water.  
Rinse in  D% water f o r  10 minutes. 
Place in  evaporator on special  evaporatkon.jig (one s l ice  
a t  a time). 
Evacuate. 
Melt Ag. 
Evaporate 1000 to 2000 
S tar t  Ag evaporation before  C r  i s  turned off. 
When Ag h a s  started to  evaporate tu rn  off Cr. 
Evaporate all Ag. 
Let  C Q O ~  to 100°C or l e s s  and remove. 
Immediately apply KTFR, dry,  expose, develop and bake 
SO that  the KTFR i s  removed f r o m  those a reas  where the 
thick contacts a r e  wanted. 
Apply liquid black wax to  back side. 
Le t  dry.  
Clip on cathode connection. 
Dip in plating solution. 
Adjust voltage to 0.2 V, cur ren t  will be about 30 mA 
depending on s l ice  size. 
P la te  f o r  20-25 minutes; s i lver  will be 8-10 p thick. 
'I'urn off, remove f rom bath. 
Rinse in  DI water .  
Rinse i n  methanol. 
Remove black wax with trichloroethylene. 
Remove KTFR in hot J l O O  1 0  minutes. 
Pour  off J l O O  and rinse in MeOH. 
Rinse in  DI water .  
Make s l ice  anode and etch in 1N KCN solution. 
of chromium. 
- 
1 5  
Adjust voltage to 1 .2  - 1. 4 volts. 
As s i lver  i s  removed, the a r e a  between fingers gets 
darker .  Continue for 1 minute af ter  all in-between a r e a s  
are dark.  
and chromium is left. 
Remove f r o m  bath. 
Rinse in DI water .  
Dip in concentrated HC1 at room tempera ture ,  leave until 
XIG more 5 ~ L L l t s .  
Rinse well. 
InveIt slice and d ip  in HCl again. 
Rinse well in DP water.  
Dip briefly in dilute €€NO 
Rinse in DI water.  
Slice is now finished and ready for  testing. 
Store in nitrogen box to  avoid tarnish.  
This means that all evaporated s i lver  is  removed 
Do nct expose to  a i r .  
1 : 1 
3 
2 . 5  Mounting and Packaging 
2 .  5. 1 Testing of Unmounted Devices 
It is pref-erable to  t e s t  all the devices on a slice and m a r k  them so 
as to  recognize the desirable  chips. 
fo r  the base  and emi t te r  contacts is satisfactory.  
Any con-Jenient probe se t  up with probes 
At  this  t ime only the DC electr ical  parameters  of the junctions a r e  
recorded.  
in  conjunction with an x-y oscilloscope (HP Model 130 A or  B, Tektronix 
503 o r  equivalent) a r e  used. 
A conventional 60  cycles curve t r a c e r  ( see  schematic in  Fig. 10) 
1 6  
2 .  5.2  Scribing 
A silicon dice scr iber  is  use( The s l ice  is  carefully placed and 
secured on the vacuum chuck of the sc r ibe r .  
rows of devices in the x and y directions. 
the s l ice  is  mounted upside down with black wax on a quartz slide. 
It is then scr ibed between 
The vacwtm is re leased  and 
2 . 5 . 3  Etching 
The back side, o r  su'bss+ra+,e side of the sl ice is etched in o rde r  to  
reduce the saturation voltage 5y reducing the thickness of the collector 
region and prepare  the surface for a good alloy contact. The minimum 
sl ice  thickness should b e  125 pe 
The etching solution used is r e fe r r ed  to a s  I etch. This etch i s  2 
made in the following proportions. acetic acid, 125 ml; ni t r ic  acid, 100 ml ;  
and hydrofluoric acid, 25 ml. Before the acids a r e  mixed the acetic acid is 
saturated with resublimed iodine crystals .  It was found that the type of etch 
used could affect the saturation voltage. 
those t r ied.  
the f r e sh ly  etched surface and the s l ice  is then thoroughly r inse  with DI 
water  and then methanol. 
This etch gave the hest resd ts  of 
Water is used to qnench the solution and prevent oxidation of 
The quartz  slide is then placed in  a sma l l  beaker  of trichloroethylene 
, standing up, until the sl ice is freed. The s l ice  Is r insed with TCE iTCE;) 
unti l  c l ea r  and then th ree  m o r e  t imes  followed by a methacol r inse.  
s l i ce  is sandwiched between two pieces of f i l ter  paper which have been 
dipped in methanol and by just  running the f i l ter  papers over a sharp  edge 
(the edge of a s ta inless  s teel  block is sat isfactory f o r  this purpose) in both 
direct ions the s l ice  will break along the scr ibed Bines. 
The 
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The individual t rans is tors  a r e  r insed again with methanol. dried 
over a hot plate or ir, an oven at 100 to 150°C maximum and s tored in a 
nitrogen d r y  box. 
2 ~ 5 . 4  Alloying of the Device to  Molybdenum Substrate 
The molybdenum pieces used a r e  the same shape and s ize  as  the 
silicon chips. 
ne55 i s  50 t i :  the mclyhdenum i+self is 500 p thick. 
i s  used with 0.5% antimony. 
They a r e  gold clad on both bop and bottom. The gold thick- 
A gold s g l d e r  preform 
The alloying of the device is  done a s  follows: 
(1 B 
a2 a 
(3  P 
The molybdenum rectangles a r e  degreased by boiling in FCE 
for  5 minutes followed by  successive r inses  in  methanol and 
acetone. 
The KS 601 waferbonder is set  at  520°C and flushed with 
forming gas at a ra te  of 300 l i t e r s  per  hsur. 
The molybdenum piece with a gold antimony solder preform 
is se t  on the heat column. A t rans is tor  dice is se t  ~n top 
of the molybdenum with the pick up tool vibrated fQr about 
10  seconds with the sonic vibrator  built in the machine. 
Each mounted unit is then s tored in a nitrogen flushed d ry  box.. 
2.  5. 5 Saturation Voltage T e s t  
Each alloyed unit is tested at .:his t ime. The marked f ingers  of 
each  unit a r e  checked once more  and the saturation voltage of each good 
f inger  of every  device i s  measured. 
emi t t e r  a r e  used. 
P robe  contacts t o  the base  and 
18 
The V ta rge t  specification, is 200 m V  o r  l e s s .  The circuit  
s a t  
used is i l lustrated in Fig,  11. 
the average for  the run can be re-alloyed. 
the saturation voltage of previously high units to a minimum value which is 
representative of that  par t icular  run. 
Units which show a saturation voltage above 
Re-alloying has  shown to decrease  
2.5.  6 Constructing the Subassembly 
The subassembly 1s constructed as follows: Copper par ts  A and B 
a r e  made following the drawings on Figs.  12 and 13. 
a s s u r e  that all  b u r r s  have been removed f r o m  the machined copper par ts .  
They a r e  then thoroughly cleaned. 
s ides  and gold plated a r e  also cleaned. 
It is essent ia l  to  
Ceramic  space r s  metall ized on both 
Cusil solder  fxxefapms (1.5 mm x 1 .5  mm x 100 p) a r e  cleaned in 
the same manner  and s tored in  a nitrogen flushed d ry  box until used. 
1 1  B I f  is placed on top of the carbon centering jig ( see  Fig. 14). 
solder  preforms are carefully placed on both grooves of par t  "B" with the 
s p a c e r s  immediately on top and another  solder preform on top of each 
ce ramic  spacer .  As i l lustrated in Fig.  14, par t  "A" of the subassembly 
is  se t  on top of pa r t  'IB". 
the co r rec t  positioning of the two par ts .  
s p a c e r s  direct ly  under the section of par t  "A" which is t e  be  cut away 
l a t e r  ( see  Fig. 12j0 A stainless s tee l  weight, about 50 t o  60  g r a m s  is 
s e t  op top of the whole assembly and put through a belt  type furnace at 
830°C.  
mate ly  3 cm/minute.  
P a r t  
The Cusil 
The two locating pins of the centering jig a s su re  
There  should not be any ceramic  
The hot zone is about 25 c m  and the speed of the belt  is  approxi- 
3 2 . 5 . 7  Plating of the Subassembly 
Immediately a f te r  brazing, the subassembly is s tored in MeBH. 
An e lec t ro less  plating solution i s  prepared a s  follows: 
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30 g NiC12 . 6H20 (Nickel Chloride) 
65 g Ammonium nitrate 
50 g NH C1 Ammonium Chloride 
Add water  to  make 1 liter of solution. 
4 
One g r a m  of sodium hy-pophosphite per  100 ml of solution is added to the 
solution before use and NH OH (Ammonium Hydroxide) is added to  adjust 
the pH to about 9 o r  10. 
s~luti31: f o r  3 0  tc 45 scconds, then rinsed in water severs1 t imes and kept 
in a beaker  of water .  
4 
The subassembly is submerged in the boiling 
The subassembly is  next gold plated with a commercial  e lectro-  
l e s s  solution, Atomex. The solution is  mixed a s  directed.  The assembly 
i s  submerged af ter  the solution comes to a boil. 
taken out and r insed t h x o u g h l y  with DI water  and kept in water  until the 
next step.  
6 0  minutes at  2 V and 20 mA. 
After 6 minutes it is 
The subassembly i s  next electrolytically gold plated fo r  
Gold plating solution used is as follows: 
Potassium gold cyanide (67. 59 
Potass ium cyanide 15. 0 g / l i t e r  
Anode Stainless s tee l  
Cur rent  dens it y 
A g it at i on 
2.75 g / l i t e r  
2 
2Z’mA/cm 
Magnetic s t i r r ing  
At  this t ime the subassembly should be  tested for  possible e lectr i -  
ca l  short  c i rcui ts  between the three isolated par t s  (collector,  base ,  and 
e m i  tt e r . 
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2.  5. 8 Gold Bonding 
Each good emi t te r  pad i s  thermo compression gold bonded using 
four  mil gold wire. 
automatically cut off and left standing, 
is  used. 
The base pad is  also bonded. The gold wires  a r e  
K & S  model 402 nail  head bonder 
2 .  5. 9 Protect ive Coating Application 
A silicon rubber compound, Bayer SV- 1 diluted with cyclohexane 
is used to  cover the bonded chips. 
and other unwanted foreign mat te r  which may cause shorting during the 
soldering operation described in the following paragraph. 
It protects them f r o m  splashing solder 
2 .  5. 10 Soldering the Alloyed Chip can the Subassembly 
To facilitate soldering, the selected alloyed chips a r e  pre-  coated 
with gold germanium solder on the bottom side of the molybdenum piece. 
Soldering is done in  a tabletop furnace a t  470°C ( see  Pig.  15). 
A TO-3 t rans is tor  base  is  inser ted  into the hot zone and coated 
with gold germanium. 
a r e  coated with solder by rubbing it on the solder coated TO-3 base.  
Af te r  seven selected alloyed chips a r e  presoldered the TO-3 base  is 
removed from- the fzrnace aiid a speciai T O 4  base  descr ibed below is 
inser ted  into the hot zone of the furnace. 
The molybdenum substrate  of the alloyed chips 
The special  TO-3 base  has  a hole dril led in the center .  A pin fits 
into that hole centering the subassembly and permitting it to rotate.  
thin d i s c  of carbon is placed between the subassembly and the TO-3 c a r r i e r  
t o  prevent  solder  f r o m  flowing onto the TO-3 base.  
Aaerieci into the iurnace on top of the carbon disc  and TO-3 carrying jig. 
A 
The subassembly is 
--- - 
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Using a gold germanium solder stick, the exposed surface of par t  "E%" is 
wetted. 
a s  shown in Fig. 16 with the emit ter  pads towards the center.  
is pushed into the cold zone of the furnace and allowed to cool and then taken 
out 
The seven presoldered alloyed chips a r e  then s e t  down and arranged 
The subassembly 
2 .5 .  11 Gold Leads Attached to Subassembly 
TJsing t h e  K R.S gold honder, t he  4m41 gold l e a d s  a r e  fherm2ccm- 
pression bonded to  the subassembly. 
and the base  lead to the outer r ing.  
The emi t te r  leads t o  the center c i rc le ,  
2 .  5. 12 Soldering Subassembly on Stud Header 
Soldering i s  done in an atmosphere of forming gas ,  95% N2 and 
The la rge  stud package has been gold plated. 5$H2. A small  f lat  copper 
plate, approximately 4 c m  x 4 cm is se t  on top of the heat block (see  Fig. 17) 
and wetted with solder .  
plate in o rde r  t o  presolder  the bottom surface of par t  "B" and facilitate 
soldering on the l a r g e  package. 
the top surface of the package is tinned with solder and the subassembly is 
se t  down on top of the package flush against its surface.  The pins a r e  also 
soldered to  the subassembly. 
The subassembly is rubbed carefully en top of the 
The stud i s  inser ted in the fixture (Fig.  17) ;  
The napbarre is  finzlly re.ncx.red 2nd sl?cxV:red t;= -,s=?. of the  I------ e 
e lec t r ica l  pa rame te r s  of the device described in the next section can now 
be  tes ted.  If a device fails at this point the subassembly can be removed 
and the stud reused. 
2 .  5. 13 Final  Seal  
TLC, &*Ib t r r r t n A  I bubLu d,v;,c ----e- f s  capped aiid sealed iii a Coiiti-olled a.trriosp'riere 
of forming gas  using the same heating eloek a s  described in Fig. 17. The 
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device is se t  once again into the hole of the heating block and the cap i s  
se t  on top of it. When both par ts  a r e  at tempera ture ,  a commercial  non- 
corrosive flux solder is used to  solder the cap to  the la rge  study simply 
by running the  solder  stick along the point of aontact of the cap and stud. 
The base  and emi t te r  pins a r e  allowed to  protrude throughihecapp 
by an insulated tube. 
tubes to complete the seal. 
block and a!?owcd t o  ccol. 
The base  and emi t te r  pins a r e  soldered to these 
The t rans is tor  is removed f r o m  the heating 
3 .  YIELDS 
2 
After 
Due to  the la rge  a r e a  of the base  collector junction, over 6 mm , 
it has  been difficult t o  obtain a sufficiently high yield of devices.  
refining and developing our processing procedures ,  we were  able to 
achieve a satisfactory yield. 
tained an average yield of devices with good junctions of 30%.  
as measured  af ter  diffusion. 
lizing process .  
a metal "bridge" between the base and emi t te r  contact, and not a fa i lure  
of the junctions. 
metall izing giving an average yield af ter  contact of about 21%. 
For  the  last 34 s l ices  processed,  we ob- 
This was 
Some devices were  lost  during the metal-  
This loss  was usually due to faulty metallizing such as 
At leas t  75$of all good devices should survive the 
The re  has  been another yield problem which has  resul ted in  a 
significant ~ G S S  of devices during the mounting process .  
l a y e r  is a high resis t ivi ty  p type layer ,  it is susceptible to inversion 
l a y e r s .  
v e r y  serious,. Because of this we added a pt diffused region in the base  
area surface separating the emitter and the collector. However, f o r  
b a s e  layer  res is t ivi t ies  of above 2 .  5 a - c m ,  inversion layers  were  in- 
t roduced between the base  and the collector.  This caused ve ry  high 
leakage cur ren ts  and the devices were discarded. However, they still 
Since The base  
Inversion l aye r s  on the p base  layer  of an npn t rans is tor  a r e  
2 3  
operated as  a t rans is tor  and the saturation voltage seemed unchanged, 
Because of this upper res t r ic t ion on resist ivity the V 
to  a maximum of about 18 volts. 
has  been at  l ea s t  75% when the p- resist ivity is kept to reasonable limits. 
We should be able to get an average yield of mounted chips of 1 6 % .  
should be pointed out these a r e  only average values and semiconductor 
yields usually run in s t reaks.  Many t imes  resul ts  can be ve ry  bad fo r  
a long period until the trouble is found. 
i s  l imited 
EOC(sus) 
The yield of devices through mounting 
It 
It is estimated that the yield of good epitaxial substrates  f rom 
star ted runs will be in the neighborhood of 70$. 
4. ELECTRICAL RESULTS 
The most  important parameter  of the device i s  the saturation 
voltage. A typical curve of V vs  I i s  shown in Fig. 18a. It can be 
seen that at 75 amps collector current  and 5 amps base  cur ren t  the saturation 
voltage i s  about 130 mV.  
shown in Fig. 19. 
ing t ime  i s  about 8 p  sec ;  t 
These measurements  were made with V 
the conditions allow the total switching t ime would be  lower. 
ments  of the saturation voltage in a 7 5 "  C oven showed an increase of 
about 9%. Table I1 gives the character is t ics  at room temperature  of the 
devices delivered for Phase I of this contract .  
C E  C 
These measurements  were taken with the circuit  
Switching t ime measurements  indicated that total  switch- 
= 0. 2 psec ;  t 
BE 
= 5 p ;  toff = 2. 5 psec.  
If VBE were  - 1 .  5 V as 
Measure-  
on s torage 
= 0. 
5. COMMENTS F O R  PHASE I1 
Phase  I1 of this contract  involves producing 100 t r ans i s to r s  of the 
type developed. 
this p a r t  of the project. 
The following suggestions a r e  given in o rde r  to facilitate 
2 4  
Table 11 
I 
Results of Prototype Devices 
Device 
No. BVEOC B V ~ ~ ~  CE (sat) h~~ 
V 
I = 7 5 a m p  I = 7 5 a m p  
C C 
IB = 5 amp  
11 
I11 
V 
VI11 
IX 
2 2 v  
24V 
16V 
19V 
15V 
7 v  
7 v  
5 . 5 v  
4v 
6 . 5 v  
185 mV 
150 mV 
120 mV 
120 mV 
150 mV 
110  
80 
100 
75 
150 
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Improvements can be made in the existing device in three  ma jo r  
CEO 
* (3) r a i s e  BV 
CE( sa t ) ’  a r eas :  
(1)  package design; (2 )  optimize (lower) V 
by controlling inversion problems. 
for  the second phase. 
can be controlled by a redesign of p+ channel stopper diffusion. 
cally it will be  made wider than the base  metal contact. 
Of these the last is  the most  important 
It is felt  that the inversion layer  leakage cur ren ts  
Specifi- 
If the above modification does not completely remove the instabi-  
lity problem a mort: extensive mask redesign is  proposed. 
that  the mask  be redesigned s o  that the base  metal  contact be  extended so  
that it covers  the entire base-collector junction. 
negative charge in  relation to the collector it would se rve  to  counteract 
an inversion layer  caused by positive charge on the oxide. 
will prevent ion migration on the surface of the oxide. 
design could be accomplished without any change in  the process .  
s e t  of masks  i s  all that  i s  needed. 
It i s  suggested 
Since the base  has  a 
Also this layer  
This suggested r e -  
A new 
Another point of difficulty for  Phase  I1 will be  the initial delivery 
of ma te r i a l s ,  par t icular ly  silicon substrate  s l ices  and the 1 -1/4 inch stud 
packages. 
masks  completed. 
Also some t ime will be needed to have the newly designed 
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Fig .  8. Geometry and cross  section of 24-finger device. 
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Fig. 9 .  Schematic representation of contacting procedure.  
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F i g .  1 1 .  Circuit  f o r  saturation vol tage  tes t  
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SECTION A-A 
F i g .  12. Part  A of subassembly 
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F i g .  13. P a r t  B of subassembly 
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F i g .  14. Cons t ruc t ion  of subassembly. 
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Fig. 15. Fixture  for  soldering ch ips  on subassembly 
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F i g .  1 6 .  C h i p s  mounted on subassembly 
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COPPER- 7 THERMOCOUPLE 
TRANSITE SUPPORT 
Fig. 17. F ix ture  for  soldering 1 - 1 / 4  inch stud package 
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F i g .  18a.  I vs V f o r  a typ ica l  t r a n s i s t o r  
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F i g .  18b. I vs V f o r  a typ ica l  t r a n s i s t o r  
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Fig.  19. Circuit  used for  measuring V a n d v  vs I 
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Bridge Rectified Power Supply, 100 amp,  2 0  volt - ITT 
Power  Supply,5 amp, 2 0  volt - Power  Designs, Model 2050 
0. 3 ohm Resis tor  (5  x 1 .  5 ohm, 2 5 0  watts)  
1 .  0 ohm Resis tor  - Base Curren t  Sensor  (15 x 15 ohms,  
(Le ctrohm) 
0. 001 ohm Resis tor  - Collector Curren t  Sensor  (50 a m p  Meter  Shunt) 
0.  5 ohm Variable Resistor - Base  Curren t  Fine Control 
(Ohmite Vitreous Rheostat 150 watt-Model Ser ies  A)  
Common Terminal  
T o  Vertical  Amplifier of Oscilloscope 
T o  Horizontal Differential Amplifier of Oscilloscope 
I o Eorizcjiital Differcztiz! Amplifier of Oscilloscope (1)  
T o  Horizontal Differential Amplifier of Oscilloscope ( 2 )  
T o  Base  Curren t  Monitoring Mete r  
15 watt 
m 
Oscilloscope - Tektronix Type 536 with Plug-in Units, Type 53/54D on 
Vert ical ,  Type W on Horizontal. 
Meter  - Triplet t  VOM 630-A. 
Oven - Delta Design, Inc. Model 6545W: with A. P. I. Thermocouple Control 
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